- 您现在的位置：买卖IC网 > Sheet目录364 > SST49LF160C-33-4C-NHE (Microchip Technology)IC FLASH SER LPC 16MBIT 32PLCC
16 Mbit LPC Flash
SST49LF160C
Advance Information
Clock
The LCLK pin accepts a clock input from the host controller.
Input/Output Communications
The LAD[3:0] pins are used to serially communicate cycle
information such as cycle type, cycle direction, ID selection,
address, data, and sync fields.
Input Communication Frame
The LFRAME# pin is used to indicate start of a LPC bus
cycle. The pin is also used to abort an LPC bus cycle in
progress.
Reset
A V IL on INIT# or RST# pin initiates a device reset. INIT#
and RST# pins have the same function internally. It is
required to drive INIT# or RST# pins low during a system
reset to ensure proper CPU initialization. During a Read
operation, driving INIT# or RST# pins low deselects the
device and places the output drivers, LAD[3:0], in a high
impedance state. The reset signal must be held low for a
minimum of time T RSTP. A reset latency occurs if a reset pro-
cedure is performed during a Program or Erase operation.
See Table 25, Reset Timing Parameters, for more informa-
tion. A device reset during an active Program or Erase oper-
ation will abort the operation and memory contents may
become invalid due to data being altered or corrupted from
an incomplete Erase or Program operation.
Identification Inputs
These pins are part of a mechanism that allows multiple
devices to be attached to the same bus. The strapping of
these pins is used to identify the component. The boot
device must have ID[3:0] = 0; all subsequent devices
should use sequential count-up strapping. These pins are
internally pulled-down with a resistor between 20-100 K Ω .
General Purpose Inputs
The General Purpose Inputs (GPI[4:0]) can be used as dig-
ital inputs for the CPU to read. The GPI register holds the
values on these pins. The data on the GPI pins must be
stable before the start of a GPI register Read and remain
stable until the Read cycle is complete. The pins must be
driven low, V IL , or high, V IH but not left unconnected (float).
In the Auto Address Increment (AAI) mode, GPI0 is used
as Ready/Busy (RY/BY#), and GPI1 is used as Load
Enable (LD#).
Write Protect / Top Block Lock
The Top Boot Lock (TBL#) and Write Protect (WP#/AAI)
pins are provided for hardware write protection of device
memory in the SST49LF160C. The TBL# pin is used to
write protect 16 KByte at the highest memory address
range for the SST49LF160C. WP#/AAI pin write protects
the remaining sectors in the flash memory. An active low
signal at the TBL# pin prevents Program and Erase opera-
tions of the top Boot Block. When TBL# pin is held high,
write protection of the top Boot Block is then determined by
the Boot Block Locking registers. The WP#/AAI pin serves
the same function for the remaining sectors of the device
memory. The TBL# and WP#/AAI pins write protection
functions operate independently of one another. Both TBL#
and WP#/AAI pins must be set to their required protection
states prior to starting a Program or Erase operation. A
logic level change occurring at the TBL# or WP#/AAI pin
during a Program or Erase operation could cause unpre-
dictable results. TBL# and WP#/AAI pins cannot be left
unconnected.
TBL# is internally OR’ed with the top Boot Block Locking
register. When TBL# is low, the top Boot Block is hardware
write protected regardless of the state of the Write-Lock bit
for the Boot Block Locking register. Clearing the Write-Pro-
tect bit in the register when TBL# is low will have no func-
tional effect, even though the register may indicate that the
block is no longer locked.
WP#/AAI is internally OR’ed with the Block Locking regis-
ter. When WP#/AAI is low, the blocks are hardware write
protected regardless of the state of the Write-Lock bit for
the corresponding Block Locking registers. Clearing the
Write-Protect bit in any register when WP#/AAI is low will
have no functional effect, even though the register may indi-
cate that the block is no longer locked.
AAI Enable
The AAI Enable pin (WP#/AAI) is used to enable the Auto
Address Increment (AAI) mode. When the WP#/AAI pin is
set to the Supervoltage V H (9±0.5V), the device is in AAI
mode with Multi-Byte programming. When the WP#/AAI
pin is brought to V IL /V IH levels, the device returns to LPC
mode.
Ready/Busy
The Ready/Busy pin (RY/BY#), is an open drain output
which indicates either the device is ready to accept data in
AAI mode, or that the internal programming cycle is com-
plete. The pin is used in conjunction with the LD# pin to
switch between these two flag states (see Table 18).
?2006 Silicon Storage Technology, Inc.
10
S71315-00-000
4/06
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
ST40
DIAC 35-45V BILATERAL TRIG DO214
STRIKER
SURGE SUPPRESSR 120V 7OUT 6'CORD
SUPER-7
SURGE SUPPRESSOR 7 OUT 7' CORD
SUPER6TEL12
SURGE SUPPR 7OUT 12'CORD W/RJ11
SUPER6TEL
SURGE SUPPRESSOR 7OUT W/TEL
SUPER7COAX
SURGE SUPPRESSOR 7 OUT W/COAX
SUPER7TEL15
SURGE SUPPR 7OUT 15'CORD W/RJ11
SUPER7TEL
SURGE SUPPR 7OUT 7'CORD W/RJ11
相关代理商/技术参数
SST49LF160C-33-4C-NHE_
制造商:Microchip Technology Inc 功能描述:
SST4H-D
功能描述:电缆束带 Cable Tie, 2-Piece, 14.8"L (376mm), Ligh RoHS:否 制造商:Phoenix Contact 产品:Cable Tie Mounts 类型:Adhesive 颜色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 长度:19 mm 宽度:19 mm 抗拉强度:
SST4H-D0
功能描述:电缆束带 14.8" BLK CABLE TIE RELEAS WEATHER RES RoHS:否 制造商:Phoenix Contact 产品:Cable Tie Mounts 类型:Adhesive 颜色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 长度:19 mm 宽度:19 mm 抗拉强度:
SST4H-D30
功能描述:电缆束带 Cable Tie, 2-Piece, 14.8"L (376mm), Ligh RoHS:否 制造商:Phoenix Contact 产品:Cable Tie Mounts 类型:Adhesive 颜色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 长度:19 mm 宽度:19 mm 抗拉强度:
SST4HH-D
制造商:Panduit Corp 功能描述:
SST4HH-D30
功能描述:电缆束带 Cable Tie, Heavy Head, 2-Piece, 14.8" (3 RoHS:否 制造商:Phoenix Contact 产品:Cable Tie Mounts 类型:Adhesive 颜色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 长度:19 mm 宽度:19 mm 抗拉强度:
SST4H-L
功能描述:电缆束带 Cable Tie 2-Piece 14.8"L (376mm) Lt RoHS:否 制造商:Phoenix Contact 产品:Cable Tie Mounts 类型:Adhesive 颜色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 长度:19 mm 宽度:19 mm 抗拉强度:
SST4H-L
制造商:Panduit Corp 功能描述:Cable Ties Cable Bundle Diameter Max.:4.